KSZ9897STXC 7-Port Gigabit Ethernet Switch with
SGMII/RGMII/MII/RMII Integrated circuits IC
The KSZ9897 is a fully integrated layer 2, managed, seven-port
gigabit Ethernet switch with numerous advanced features. Five of
the seven ports incorporate 10/100/1000 Mbps PHYs. The other two
ports have interfaces that can be configured as SGMII, RGMII, MII
or RMII. Either of these may connect directly to a host processor
or to an external PHY.
KSZ9897 Specification:
Category | Interface - Drivers, Receivers, Transceivers |
Mfr | |
Series | flexPWR™ |
Part Status | |
Ethernet Bandwidth | 10/100/1000Mbps |
TX RX RAM Buffer | n/a |
Interrupt Pin | Yes |
Op Voltage | 3.3 |
# Ethernet Ports | 5 |
Interface | MII/RMII/RGMII/SGMII |
IOPins | 0 |
IEEE1588 | No |
Temp Range Min | -40 |
Temp Range Max | 85 |
Turbo MII | No |
Dual MII Support | Yes |
Automotive | No |
# of Ether Ports | 7 |
Managed | Yes |
Copper Support | 10/100/1000 (5) |
Fiber Support | SGMII |
MII | Yes |
RMII | Yes |
SMII | No |
SNI | No |
GMII | No |
RGMII | Yes |
SGMII | Yes |
8/16-bit | No |
32-bit | No |
PCI | No |
Supply Voltage (V) | 3.3 |
Internal LDO | No |
Vdd I/O (V) | 1.8/2.5/3.3 |
LinkMD Cable Diag | Yes |
Repeater Mode | No |
On-Chip Termination | Yes |
Pin-Pin With | n/a |
Smart Power Adjust | Yes |
Largest Pkt-Size Bytes | 9000 |
IPV6 | Yes |
# of VLAN | 128 |
Flow Ctrl | Yes |
Rate Limiting | Yes |
Rapid Spanning Tree | Yes |
Static MAC Addr | Yes |
More parts number | KSZ9897, KSZ9567, KSZ9477 and KSZ8567 |
Features:
Non-blocking wire-speed Ethernet switching fabric
Full-featured forwarding and filtering control, including Access
Control List (ACL) filtering
IEEE802.1X support (Port-Based Network Access Control)
IEEE802.1Q VLAN supportfor 128 active VLAN groups and the full
range of 4096 VLAN IDs
IEEE802.1p/Q tag insertion or removal on a per port basis and
support for double-tagging
VLAN ID tag/untag options on per port basis
IEEE802.3x full-duplex flow control and half-duplex back pressure
collision control
IGMPv1/v2/v3 snooping for multicast packet filtering
IPv6 multicast listener discovery (MLD) snooping
QoS/CoS packets prioritization support: 802.1p, DiffServ-based and
re-mapping of 802.1p priority field per-port basis on four priority
levels
IPv4/IPv6 QoS support
Programmable rate limiting at ingress and egress ports
Broadcast storm protection
Four priority queues with dynamic packet mapping for IEEE802.1p,
IPv4 DIFFSERV, IPv6 TrafficClass
MAC filtering function to filter or forward unknown unicast,
multicast and VLAN packets
Self-address filtering for implementing ring topologies
High-speed SPI (4-wire, up to 50MHz) interface to access all
internal registers
I2C Interface to access all registers
MII management (MIIM, MDC/MDIO 2 wire) interface to access all PHY
registers per IEEE 802.3 specification
In-band management to access all registers via any of the seven
ports, strap enabled
I/O pin strapping facility to set certain register bits from I/O
pins at reset time
Control registers configurable on-the-fly
Port mirroring/monitoring/sniffing: ingress and/or egress traffic
to any port or MII/RMII
MIB counters for fully-compliant statistics gathering (34 MIB
counters per port)
Full-chip software power-down
Energy detect power-down (EDPD)
Wake on LAN (WoL) support
Environmental & Export Classifications
ATTRIBUTE | DESCRIPTION |
---|
RoHS Status | ROHS3 Compliant |
Moisture Sensitivity Level (MSL) | 3 (168 Hours) |
REACH Status | REACH Unaffected |
ECCN | 3A991B1A |
HTSUS | 8542.32.0071 |
Most Popular Network Interfaces Integrated Circuits ICs