HEF4027BP,652 Original Integrated Circuit chip in electronics Integrated Circuit Chip Dual JK flip-flop

Certification:new & original
Model Number:HEF4027BP
Minimum Order Quantity:10pcs
Delivery Time:1 day
Payment Terms:T/T, Western Union, Paypal
Place of Origin:original factory
Contact Now

Add to Cart

Active Member
Location: Shenzhen China
Address: Room 1204, DingCheng International Building, 518028 Futian District, SHENZHEN, CN
Supplier`s last login times: within 48 hours
Product Details Company Profile
Product Details


HEF4027B
Dual JK flip-flop

General description
The HEF4027B is a edge-triggered dual JK flip-flop which features independent set-direct (SD), clear-direct (CD), clock (CP) inputs and outputs (Q, Q). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (CD) and set-direct (SD) inputs are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt trigger action makes the clock input highly tolerant of slower rise and fall times.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. It is also suitable for use over the full industrial (−40 °C to +85 °C) temperature range.

Features
■ Fully static operation
■ 5 V, 10 V, and 15 V parametric ratings
■ Standardized symmetrical output characteristics
■ Operates across the full industrial temperature range −40 °C to +85 °C
■ Complies with JEDEC standard JESD 13-B
■ ESD protection:
◆ HBM JESD22-A114E exceeds 2000 V
◆ MM JESD22-A115-A exceeds 200 V

Applications
■ Registers
■ Counters
■ Control circuits

Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

SymbolParameterConditionsMinMaxUnit
VDDsupply voltage−0.5+18V
IIKinput clamping currentVI < 0.5 V or VI > VDD + 0.5 V-±10mA
VIinput voltage−0.5VDD + 0.5V
IOKoutput clamping currentVO < 0.5 V or VO > VDD + 0.5 V-±10mA
II/Oinput/output current-±10mA
IDDsupply current-50mA
Tstgstorage temperature−65+150°C
Tambambient temperaturein free air-40+80°C
Ptottotal power dissipationTamb −40 °C to +125 °C
DIP16 package [1]-750mW
SO16 package [2]-500mW
Ppower dissipationper output-100mW

[1] For DIP16 package: Ptot derates linearly with 12 mW/K above 70 °C.
[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

Functional diagram
Logic diagram of one flip-flop
Pin configuration


Stock Offer (Hot Sell)

Part NO.Q'tyMFGD/CPackage
LP5951MGX-2.53632NSC15+SC70-5
LP38692MP-3.33632NSC15+SOT-223
LNK305PN3632POWER15+DOP-7
LM7915CT3632NSC15+TO-220
LM6152ACM3632NSC14+SOP-8
AD620ARZ3632AD15+SOP-8
PIC12F675-I/SN3630MICROCHIP14+SOP
PIC10F200-I/P3630MICROCHIP15+DIP
MAX745EAP+3629MAXIM15+SSOP
ADM1184ARMZ3628AD15+MSOP10
ADG633YRUZ3628AD15+TSSOP-16
LTC3421EUF3622LINEAR06+QFN
LPC1114FBD48/301362215+QFN-48
LP2989AIMX-3.33622NSC14+SOP-8
LP2950ACZ-5.03621NSC15+TO-92
AD9122BCPZ3621AD15+lFCSP-72
MC68HC908JK3ECPE3620FREESCALE14+DIP
AD8515AKSZ3620AD15+SC70-5
MAX6012AEUR3612MAXIM15+SOT
AD8553ARMZ3612AD15+MSOP-10
MX7523JCWE3593MXIC12+SOP





































China HEF4027BP,652 Original Integrated Circuit chip in electronics Integrated Circuit Chip Dual JK flip-flop supplier

HEF4027BP,652 Original Integrated Circuit chip in electronics Integrated Circuit Chip Dual JK flip-flop

Inquiry Cart 0