CDCLVP1102RGTR Clock Timer ICS Clock Clock Buffer Lo Jitter 1:2 Uni-to LVPECL Bfr

Brand Name:Ti
Model Number:CDCLVP1102RGTR
Minimum Order Quantity:Contact us
Delivery Time:The goods will be shipped within 3 days once received fund
Payment Terms:Paypal, Western Union, TT
Price:Contact us
Contact Now

Add to Cart

Active Member
Location: Shenzhen China
Address: Room 1204, DingCheng International Building, 518028 Futian District, SHENZHEN, CN
Supplier`s last login times: within 48 hours
Product Details Company Profile
Product Details

CDCLVP1102RGTR Clock Timer ICS Clock Clock Buffer Lo Jitter 1:2 Uni-to LVPECL Bfr


1 Features

  • 1:2 Differential Buffer

• Single Clock Input

  • Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL

  • Two LVPECL Outputs

  • Maximum Clock Frequency: 2 GHz

  • Maximum Core Current Consumption: 33 mA

  • Very Low Additive Jitter: <100 fs, RMS in 10-kHz to 20-MHz Offset Range

  • 2.375-V to 3.6-V Device Power Supply

  • Maximum Propagation Delay: 450 ps

  • Maximum Output Skew: 10 ps

  • LVPECL Reference Voltage, VAC_REF, Available for Capacitive-Coupled Inputs

  • Industrial Temperature Range: –40°C to 85°C

  • Supports 105°C PCB Temperature (Measured at Thermal Pad)

  • Available in 3-mm × 3-mm QFN-16 (RGT) Package

  • ESD Protection Exceeds 2 kV (HBM)


2 Applications

  • Wireless Communications

  • Telecommunications/Networking

  • Medical Imaging

  • Test and Measurement Equipment

    INP INN

    VAC_REF


3 Description

The CDCLVP1102 is a highly versatile, low additive jitter buffer that can generate two copies of LVPECL clock outputs from one LVPECL, LVDS, or LVCMOS input for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 10 ps, making the device a perfect choice for use in demanding applications.

The CDCLVP1102 clock buffer distributes a single clock input (IN) to two pairs of differential LVPECL clock outputs (OUT0, OUT1) with minimum skew for clock distribution. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

The CDCLVP1102 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.

The CDCLVP1102 is characterized for operation from –40°C to 85°C and is available in a QFN-16, 3-mm × 3-mm package.

Device Information

PART NUMBER

PACKAGE

BODY SIZE (NOM)

CDCLVP1102

QFN (16)

3.00 mm × 3.00 mm

China CDCLVP1102RGTR Clock Timer ICS Clock Clock Buffer Lo Jitter 1:2 Uni-to LVPECL Bfr supplier

CDCLVP1102RGTR Clock Timer ICS Clock Clock Buffer Lo Jitter 1:2 Uni-to LVPECL Bfr

Inquiry Cart 0