74HC165D Electronic IC Chips 8-bit parallel-in/serial-out shift register

Brand Name:Anterwell
Certification:new & original
Model Number:74HC165D
Minimum Order Quantity:10pcs
Delivery Time:1 day
Payment Terms:T/T, Western Union, Paypal
Contact Now

Add to Cart

Site Member
Location: Shenzhen Guangdong China
Address: Room 36B1-B2, Building C, Electronics Science & Technology Building Shennan Mid-Road, Shenzhen China
Supplier`s last login times: within 25 hours
Product Details Company Profile
Product Details

74HC/HCT165

8-bit parallel-in/serial-out shift register


FEATURES

• Asynchronous 8-bit parallel load

• Synchronous serial input

• Output capability: standard

• ICC category: MSI


GENERAL DESCRIPTION

The 74HC/HCT165 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.


The 74HC/HCT165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously.


When PL is HIGH, data enters the register serially at the Ds input and shifts one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage.


The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable (CE) input. The pin assignment for the CP and CE inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input CE should only take place while CP HIGH for predictable operation. Either the CP or the CE should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data when PL is activated.


APPLICATIONS

• Parallel-to-serial data conversion


QUICK REFERENCE DATA

GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns

SYMBOLPARAMETERCONDITIONSTYPICALUNIT
HCHCT
tPHL/ tPLH

propagation delay

CP to Q7, Q7

PL to Q7, Q7

D7 to Q7, Q7

CL = 15 pF; VCC = 5 V

16

15

11


14

17

11


ns

ns

ns

fmaxmaximum clock frequency5648MHz
CIinput capacitance3.53.5pF
CPDpower dissipation capacitance per packagenotes 1 and 23535pF

Notes

1. CPD is used to determine the dynamic power dissipation (PD in µW):

PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:

fi = input frequency in MHz

fo = output frequency in MHz

∑ (CL × VCC2 × fo) = sum of outputs

CL = output load capacitance in pF

VCC = supply voltage in V

2. For HC the condition is VI = GND to VCC

For HCT the condition is VI = GND to VCC − 1.5 V


Stock Offer (Hot Sell)

Part No.QuantityBrandD/CPackage
SM613618980SM03+DIP-14
TS27L4CN10830ST13+DIP-14
TS27M4CN14526ST11+DIP-14
REF01CPZ4402AD13+DIP
SSM2141PZ3709AD14+DIP
TND90813740ALLEGRO13+DIP
UCN5818AF2261ALLEGRO13+DIP
UCN5841A12221ALLEGRO16+DIP
UDN2987A1193ALLEGRO13+DIP
UDN2987A6T815ALLEGRO16+DIP
UDN7180A1877ALLEGRO16+DIP
T2117-3ASY1286ATMEL16+DIP
S14K275E212194EPCOS14+DIP
SPG8650B2270EPSON16+DIP
SP690AEP9846EXAR14+DIP
QEC12140000FAIRCHILD16+DIP
S20K510E28476FAIRCHILD05+DIP
TIL117M12110FAIRCHILD13+DIP
S14K62516528FSC16+DIP
SNJ54S153J2279FSC16+DIP
TIL113M9914FSC16+DIP
SST28SF040A-90-4C-PH2717GLS16+DIP
S3B-PH-K-S(LF)(SN)15000JST16+DIP
S4B-PH-K-S(LF)(SN)14500JST15+DIP
S5B-PH-K-S(LF)(SN)15602JST16+DIP
SG1526J1655LINFINITY16+DIP
VDP3130Y-PP-B21886MIC14+DIP
W005M15638MIC13+DIP
TC7117CPL2297MICROCHIP16+DIP
SN74LS259BN11620MOT16+DIP

China 74HC165D Electronic IC Chips 8-bit parallel-in/serial-out shift register supplier

74HC165D Electronic IC Chips 8-bit parallel-in/serial-out shift register

Inquiry Cart 0