74HC00D Electronic IC Chips Quad 2-input NAND gate

Brand Name:Anterwell
Certification:new & original
Model Number:74HC00D
Minimum Order Quantity:10pcs
Delivery Time:1 day
Payment Terms:T/T, Western Union, Paypal
Contact Now

Add to Cart

Site Member
Location: Shenzhen Guangdong China
Address: Room 36B1-B2, Building C, Electronics Science & Technology Building Shennan Mid-Road, Shenzhen China
Supplier`s last login times: within 25 hours
Product Details Company Profile
Product Details


74HC00; 74HCT00
Quad 2-input NAND gate

FEATURES
• Complies with JEDEC standard no. 8-1A
• ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
• Specified from −40 to +85 °C and −40 to +125 °C.

DESCRIPTION
The 74HC00/74HCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC00/74HCT00 provide the 2-input NAND function.

QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns.

SYMBOLPARAMETERCONDITIONSTYPICALUNIT
74HC0074HCT00
tPHL/tPLHpropagation delay nA, nB to nYCL = 15 pF; VCC = 5 V710ns
CIinput capacitance3.53.5pF
CPDpower dissipation capacitance per gatenotes 1 and 22222pF

Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts;
N = total load switching outputs;
Σ(CL × VCC2 × fo) = sum of the outputs.
2. For 74HC00 the condition is VI = GND to VCC.
For 74HCT00 the condition is VI = GND to VCC − 1.5 V.

Fig.1 Pin configuration DIP14, SO14 and (T)SSOP14.


Fig.2 Pin configuration DHVQFN14. Fig.3 Logic diagram (one gate).














Fig.4 Function diagram. Fig.5 IEC logic symbol.






















































China 74HC00D Electronic IC Chips Quad 2-input NAND gate supplier

74HC00D Electronic IC Chips Quad 2-input NAND gate

Inquiry Cart 0